PATENT COOPERATION TREATY

REO'D	1 0	JAN 2005	
		O STOTE THE PARTY OF THE PARTY	
WIPO		PCT	

PCT

INTERNATIONAL PRELIMINARY EXAMINATION REPORT

(PCT Article 36 and Rule 70)

Applicant's or agent's file reference		. See Notification	on of Transmittal of International
FIS920020139	FOR FURTHER ACTION	Preliminary E	xamination Report (Form PCT/IPEA/416)
13320020133			Priority date (day/month/year)
International application No.	International filing date (day/n	nonth/year)	Priority date (ady/moralityed)
DODGEOOM / 1191	20 December 2002 (20.12.200)2)	
PCT/US02/41181 International Patent Classification (IPC)	or national classification and IP	C	
			450 612 977
IPC(7): H01L 21/44, 21/48, 21/50, 21/3	331, 21/30, 21/46 and US Cl.: 4	38/109, 118, 367,	459, 612, 977
Applicant			1
INTERNATIONAL BUSINESS MACH	INES CORP.		
1. This international prelimi	nary examination report has	been prepared by	this International Preliminary
Examining Authority and	is transmitted to the applican	at according to A	rticle 36.
2. This REPORT consists o	f a total of 3 sheets, includ	ing this cover sn	eet.
-	· · · · · · · · · · · · · · · · · · ·		description claims and/or drawings
This report is also a	companied by ANNEXES,	i.e., sheets of the	e description, claims and/or drawings
which have been an	ended and are the basis for t	his report and/or	sheets containing rectifications made
		n 607 of the Au	ninistrative Instructions under the PCT).
These annexes consist of	s total of 2 sheets		'
These annexes consist of	a total ofsneets.		
3. This report contains indi	cations relating to the follow	ing items:	
J. 222 34	_		•
I Basis of the re	eport ·		
	•		
II Priority			
III Non-establish	ment of report with regard to	novelty, invent	ive step and industrial applicability
IV Lack of unity	of invention		
 			alter inventive step or industrial
V Reasoned stat	ement under Article 35(2) w	ith regard to nov	elty, inventive step or industrial
applicability;	citations and explanations su	pporting such su	atement
VI Certain docu	ments cited		
\" <u>\</u>		ution	
	ts in the international applica		
VIII Certain obser	rvations on the international	application	
		5	ion of this report
Date of submission of the demand		Date of complet	ion or mis report
20 7 1 2004 (20 07 2004)		15 October 2004	(15.10.2004)
20 July 2004 (20.07.2004)			` .
Name and mailing address of the IPEA/US		Authorized office	T
Mail Stop PCT, Attn: IPEA/US Commissioner for Patents		Donald P. Consulcit	DEBORAH A. THOMAS
P.O. Box 1450		David E Graybil	
Alexandria, Virginia 22313-14	l50 <u> </u>	Telephone No. (571)272-281 5 QROUP 130 0 DOLF
Facsimile No. (703) 305-3230 Form PCT/IPEA/409 (cover sheet)(Ju	ly 1998)		
Form PCT/IPEA/409 (cover sheet)(Ju	ду 1 <i>770)</i>		

INTERNATIONAL PRELIMINARY EXAMINATION REPORT

International application No.	
PCT/US02/41181	

I.	Basis	s of the report
1.	With	regard to the elements of the international application:*
		the international application as originally filed.
	\boxtimes	the description:
		pages 1-12 as originally filed
		pages NONE , filed with the demand pages NONE , filed with the letter of
		the claims: pages 13, as originally filed
		pages NONE , as amended (together with any statement) under Article 19
		pages NONE , filed with the demand
		pages <u>14-16</u> , filed with the letter of <u>15 October 2004 (15.10.2004)</u>
•	\square	the drawings:
		pages 1-22 , as originally filed
		pages NONE , filed with the demand
		pages NONE , filed with the letter of
		the sequence listing part of the description:
		pages NONE , as originally filed
		pages NONE , filed with the demand pages NONE , filed with the letter of .
	Wit	h regard to the language, all the elements marked above were available or furnished to this Authority in the
۷.		uage in which the international application was filed, unless otherwise indicated under this item.
		se elements were available or furnished to this Authority in the following language which is:
		the language of a translation furnished for the purposes of international search (under Rule23.1(b)).
		the language of publication of the international application (under Rule 48.3(b)).
		the language of the translation furnished for the purposes of international preliminary examination(under Rules
•	337*4	55.2 and/or 55.3).
Э.		h regard to any nucleotide and/or amino acid sequence disclosed in the international application, the mational preliminary examination was carried out on the basis of the sequence listing:
		contained in the international application in printed form.
		filed together with the international application in computer readable form.
		furnished subsequently to this Authority in written form.
		furnished subsequently to this Authority in computer readable form.
		The statement that the subsequently furnished written sequence listing does not go beyond the disclosure in the
		international application as filed has been furnished.
		The statement that the information recorded in computer readable form is identical to the written sequence listing has been furnished.
4.		The amendments have resulted in the cancellation of:
		the description, pages none
		the claims, Nos. none
		the drawings, sheets/fig none
_	[
5.	· L	This report has been established as if (some of) the amendments had not been made, since they have been considered to go beyond the disclosure as filed, as indicated in the Supplemental Box (Rule 70.2(c)).**
*	Repla	acement sheets which have been furnished to the receiving Office in response to an invitation under Article 14 are referred to in
th	is rep	ort as "originally filed" and are not annexed to this report since they do not contain amendments (Rules 70.16 and 70.17). replacement sheet containing such amendments must be referred to under item 1 and annexed to this report.

INTERNATIONAL PRELIMINARY EXAMINATION REPORT

Form PCT/IPEA/409 (Box V) (July 1998)

International application No. PCT/US02/41181

V. Reasoned statement under Rule 66.2(a)(i citations and explanations supporting suc		ntive step or industrial applicability;
1. STATEMENT		
Novelty (N)	Claims 1-14	YES
• • •	Claims NONE	NC NC
Inventive Step (IS)	Claims 1-14	YES
	Claims NONE	NO
Industrial Applicability (IA)	Claims 1-14	YES
industria rippiousini (171)	Claims NONE	NO
	110112	.,0
Claims 1-14 meet the criteria set out in PCT Article can be made or used in industry. NEW CITATIONS		licability because the subject matter claimed

WO 2004/059720

PCT/US2002/041181

AMENDED CLAIMS [received by the International Bureau on 08 July 2003 (08.07.03); original claims 5, 6, 9 and 11-14 amended]

8	forming a layer of conducting material (24) in said opening;
9	providing a third wafer (3) having a front surface (3a), the third wafer having
10	devices formed therein adjacent to the front surface thereof;
1	forming a stud (37) on the front surface (3a) of the third wafer;
L2	forming a layer of bonding material (36) on the front surface (3a) of the third
13	wafer, the stude projecting vertically therefrom;
14	aligning the stud (37) to the opening (23) in the back surface of the second wafer
15	and
16	bonding the third wafer to the second wafer using the layer of bonding material
17	(36), so that the stud (37) of the third wafer makes electrical contact with the via (22) of the
18	second wafer, with the stud (27) of the second wafer, and with the via (12) of the first wafer.
1	3. A method according to claim 1 or claim 2, characterized in that said step of removing
2	material causes the wafer to have a thickness of less than 20µm.
1	4. A method according to claim 1 or claim 2, further comprising the step of attaching a
2	handling plate (15) to the front surface (1a) of the first wafer (1) using a layer of bonding
3 .	material (16).
1	5. A method according to claim 1 or claim 2, further comprising the step of forming a
2	conducting body (102) in one of the first wafer (1) and the second wafer (2) and connecting
3	to the via (12/22) in the wafer, the conducting body extending laterally under the devices of
4	the wafer, and characterized in that the opening (103) in the back side of the wafer is
5	separated laterally from the via in accordance with the lateral extent of the conducting body
6	(102).

AMENDED SHEET (ARTICLE 19)

11 14

WO 2004/059720

PCT/US2002/041181

1	6. A method according to claim 1 or claim 2, further comprising the steps of:
2	forming an additional opening (113) in the back surface of the first water;
3	forming an additional layer of conducting material (114) in said additional
3 4 5 6 7 8 9	opening; forming an additional stud (127) on the front surface of the second wafer; and aligning the additional stud (127) to the additional opening (113) in the back surface of the first wafer; and characterized in that said step of bonding the second wafer to the first wafer forms a connection between the additional stud (127) and the additional layer of conducting material (114) for conducting heat between the second wafer and the first wafer. 7. A method according to claim 6, characterized in that the additional layer of conducting
2	material (114) is electrically insulated from the via (12).
1 2 3 4 5	8. A method according to claim 2, further comprising the steps of: forming an additional opening in the back surface of the second wafer; forming an additional layer of conducting material in said additional opening; forming an additional stud on the front surface of the third wafer; and aligning the additional stud to the additional opening in the back surface of the
6 7 8 9	second water; and characterized in that said step of bonding the third water to the second water forms a connection between the additional stud and the additional layer of conducting material for conducting heat between the third water and the second water.
1 2	9. A method according to claim 1 or claim 2, characterized in that said bonding material is a thermoplastic material.
1	10. A method according to claim 9, characterized in that the thermoplastic material is
2	polyimide.

AMENDED SHEET (ARTICLE 19)

WO 2004/059720

PCY/US2002/041181

- 1 11. A method according to claim 1 or claim 2, further comprising the step of attaching the three-dimensional integrated device (100) to a multichip module (300).
- 1 12. A method according to claim 1 or claim 2, further comprising the step of attaching the
- 2 three-dimensional integrated device (401) to an insulating layer having wiring formed therein
- 3 (450) using a stud-via connection.
- 13. A method according to claim 2, characterized in that the first wafer and second wafer
- 2 have cache memory devices, and the third wafer has logic devices.
- 1 14. A method according to claim 2, characterized in that at least one of the first wafer, the
- 2 second wafer and the third wafer includes a MEMS device.

AMENDED SHEET (ARTICLE 19)